


# GA-78LMT-S2PT

**Revision : 3.1**

PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A, B
09	RS780 HT-LINK I/F
10	RS780 SYSTEM I/F,STRAP
11	RS780 POWER & GND
12	CLK GEN 9LPRS485C
13	ATI SB710 PCIE/PCI/CPU/LPC
14	ATI SB710 ACPI/USB/GPIO/AUDIO
15	ATI SB710 SATA/SPI/IDE/HWM
16	ATI SB710 POWER & GND
17	PCI EXPRESS x16 ,x1
18	PCI SLOT
19	LAN AR8151/8152
20	AUDIO VT1708S AUDIO JACK
21	RGB, COM, F_USB
22	IT8720 LPC IO ,Dual-BIOS, KB/MS
23	FAN/HWMO ,USB
24	ATX, FRONT PANEL
25	VCORE (PWMISL6324+6612A)

[illegible]


			
Title			
COVER SHEET			
Size	Document Number		Rev
Custom	GA-78LMT-S2PT		3.1
Date:	Wednesday, December 28, 2011	Sheet 1 of 28	








# RS780L CUSTOMER DESKTOP DESIGN







L0\_CADIN\_L[0..15] <9>  
L0\_CADIN\_H[0..15] <9>  
  
L0\_CADOUT\_L[0..15] <9>  
L0\_CADOUT\_H[0..15] <9>



CPU\_VDD\_RUN = VCORE  
CPU\_VDDA\_RUN = VDDA25  
VLDT\_RUN = VCC12\_HT  
CPU\_VDDIO\_SUS = DDR18V  
CPU\_VTT\_SUS = DDRVTT  
  
VLDT\_A = VCC12\_HT  
VLDT\_B = HT12B















VLDT\_RUN\_B is connected to the VLDT\_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.









L0\_CADIN\_L[0..15] <L0\_CADIN\_L[0..15] <4>  
L0\_CADIN\_H[0..15] <L0\_CADIN\_H[0..15] <4>

L0\_CADOUT\_L[0..15] <L0\_CADOUT\_L[0..15] <4>  
L0\_CADOUT\_H[0..15] <L0\_CADOUT\_H[0..15] <4>

PART 1 OF 6

HYPER TRANSPORT CPU I/F

<4> L0\_CLKOUT\_H0 > L0\_CLKOUT\_H0 T22 HT\_RXCLK0P  
<4> L0\_CLKOUT\_L0 > L0\_CLKOUT\_L0 T23 HT\_RXCLK0N  
<4> L0\_CLKOUT\_H1 > L0\_CLKOUT\_H1 AB23 HT\_RXCLK1P  
<4> L0\_CLKOUT\_L1 > L0\_CLKOUT\_L1 AA22 HT\_RXCLK1N

<4> L0\_CTLOUT\_H0 > L0\_CTLOUT\_H0 M22 HT\_RXCTL0P  
<4> L0\_CTLOUT\_L0 > L0\_CTLOUT\_L0 M23 HT\_RXCTL0N  
<4> L0\_CTLOUT\_H1 > L0\_CTLOUT\_H1 R21 HT\_RXCTL1P  
<4> L0\_CTLOUT\_L1 > L0\_CTLOUT\_L1 R20 HT\_RXCTL1N

R267 301/4/1 HT\_RXCALP C23  
HT\_RXCALN A24 HT\_RXCALN


RS780L/FCBGA528/A13/[10HB1-06760G-20R]

HT\_TXCAD0P HT\_TXCAD0N  
HT\_TXCAD1P HT\_TXCAD1N  
HT\_TXCAD2P HT\_TXCAD2N  
HT\_TXCAD3P HT\_TXCAD3N  
HT\_TXCAD4P HT\_TXCAD4N  
HT\_TXCAD5P HT\_TXCAD5N  
HT\_TXCAD6P HT\_TXCAD6N  
HT\_TXCAD7P HT\_TXCAD7N  
HT\_TXCAD8P HT\_TXCAD8N  
HT\_TXCAD9P HT\_TXCAD9N  
HT\_TXCAD10P HT\_TXCAD10N  
HT\_TXCAD11P HT\_TXCAD11N  
HT\_TXCAD12P HT\_TXCAD12N  
HT\_TXCAD13P HT\_TXCAD13N  
HT\_TXCAD14P HT\_TXCAD14N  
HT\_TXCAD15P HT\_TXCAD15N  
HT\_TXCLK0P HT\_TXCLK0N  
HT\_TXCLK1P HT\_TXCLK1N  
HT\_TXCTL0P HT\_TXCTL0N  
HT\_TXCTL1P HT\_TXCTL1N


D24 L0\_CADIN\_H0  
D25 L0\_CADIN\_L0  
E24 L0\_CADIN\_H1  
E25 L0\_CADIN\_L1  
F24 L0\_CADIN\_H2  
F25 L0\_CADIN\_L2  
G24 L0\_CADIN\_H3  
G25 L0\_CADIN\_L3  
H24 L0\_CADIN\_H4  
H25 L0\_CADIN\_L4  
J24 L0\_CADIN\_H5  
J25 L0\_CADIN\_L5  
K24 L0\_CADIN\_H6  
K25 L0\_CADIN\_L6  
L24 L0\_CADIN\_H7  
L25 L0\_CADIN\_L7  
M24 L0\_CADIN\_H8  
M25 L0\_CADIN\_L8  
N24 L0\_CADIN\_H9  
N25 L0\_CADIN\_L9  
P24 L0\_CADIN\_H10  
P25 L0\_CADIN\_L10  
Q24 L0\_CADIN\_H11  
Q25 L0\_CADIN\_L11  
R24 L0\_CADIN\_H12  
R25 L0\_CADIN\_L12  
S24 L0\_CADIN\_H13  
S25 L0\_CADIN\_L13  
T24 L0\_CADIN\_H14  
T25 L0\_CADIN\_L14  
U24 L0\_CADIN\_H15  
U25 L0\_CADIN\_L15  
H24 L0\_CLKIN\_H0 > L0\_CLKIN\_H0 <4>  
H25 L0\_CLKIN\_L0 > L0\_CLKIN\_L0 <4>  
L24 L0\_CLKIN\_H1 > L0\_CLKIN\_H1 <4>  
L25 L0\_CLKIN\_L1 > L0\_CLKIN\_L1 <4>  
M24 L0\_CTLIN\_H0 > L0\_CTLIN\_H0 <4>  
M25 L0\_CTLIN\_L0 > L0\_CTLIN\_L0 <4>  
P24 L0\_CTLIN\_H1 > L0\_CTLIN\_H1 <4>  
P25 L0\_CTLIN\_L1 > L0\_CTLIN\_L1 <4>

B24 HT\_TXCALP R268 301/4/1  
B25 HT\_TXCALN

HT\_TXCALN



EXP\_A\_RXP[0..15] >>> EXP\_A\_RXP[0..15] <17>  
EXP\_A\_RXN[0..15] >>> EXP\_A\_RXN[0..15] <17>  
EXP\_A\_TXP[0..15] >>> EXP\_A\_TXP[0..15] <17>  
EXP\_A\_TXN[0..15] >>> EXP\_A\_TXN[0..15] <17>



PART 2 OF 6

PCIE I/F GFX


PCIE I/F GPP

PCIE I/F SB

PCE\_CALRP(PCE\_BCALRP)  
PCE\_CALRN(PCE\_BCALRN)

RS780L/FCBGA528/A13/[10HB1-06760G-20R]


PLACE CAP CLOSE  
TO CONNECTOR



GIGABYTE™

Title <b>RS780 HT-LINK I/F</b>		
Size Custom	Document Number <b>GA-78LMT-S2PT</b>	Rev <b>3.1</b>
Date: Monday, January 09, 2012	Sheet 9	of 28











### RS740/RX780/RS780 POWER DIFFERENCE TABLE


PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDD18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD03	+3.3V	NC	+3.3V	VDDL18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDL18T33	+3.3V	NC	NC







- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN



	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

**SEL_HTT66/REF0		OUT 3.3V 14.318MHz REF output.
IN	Low	100MHz differential HT clock, (Internal 120KΩ pull-down)
	High	66MHz 3.3V single ended HT clock.

## NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

\* the GFX\_REFCLK input is required for all cases

# GIGABYTE™

Title			ICS9LPRS485C	
Size	Document Number	GA-78LMT-S2PT		Rev
Custom				3.1
Date:	Wednesday, December 28, 2011	Sheet	12	of 28



[illegible]

Note: LDT\_PG, LDT\_STP# & LDT\_RST# are OD and require a PU to the CPU I/O rail. They are also in the S5 domain to prevent glitching at power up.

SB710/FCBGA528/A14/[10HB1-06B710-11R]

Part 1 of 5

## PCI EXPRESS INTERFACE

## PCI INTERFACE

CLOCK GENERATOR

LPC

CPU

—Y

PCICLK0	P4	X
PCICLK1	P3	X
PCICLK2	P1	X
PCICLK3	P2	X
PCICLK4	T4	X
*PCICLK5/GPIO41	T3	X
PCIRSTF	N1	
AD0	I2	
AD1	I7	
AD2	V4	
AD3	T1	
AD4	V3	
AD5	I1	
AD6	T2	
AD7	V2	
AD8	W1	
AD9	T9	
AD10	R6	
AD11	R7	
AD12	R5	
AD13	R1	
AD14	U8	
AD15	Y7	
AD16	W8	
AD17	V9	
AD18	AA8	
AD19	Y4	
AD20	V3	
AD21	Y1	
AD22	Y2	
AD23	AA2	
AD24	AB4	
AD25	AB4	
AD26	AB3	
AD27	AA1	
AD28	AC1	
AD29	AC2	
AD30	W2	
AD31	U7	
CBE0E	AA7	
CBE1E	Y1	
CBE2E	AA5	
CBE3E	AA6	
FRAMEF	AA5	
DEVSEL#	W5	
IRDY#	U6	
PAR	W6	
STOPP	W4	
STERR	V7	
SE0FF	AD3	
REQ0	AB7	
REQ2	AB6	
REQ3/GPIO70	AE6	
REQ4/GPIO71	AE4	
INTGCP0	AE2	
GN1E	AD4	
GN2E	AE5	
GN3/GPIO72	AE6	
GN4/GPIO73	AE5	
CLKR#	V6	
LOCKR	AD3	
INTE#/GPIO33	AD3	
INTF#/GPIO34	AE2	
INTGCP0	AE2	
INTGCP1	AE2	

LPCCLK0	G22	R253	22/4	LPC CLK0
LPCCLK1	E22	R254	22/4	LPC CLK1
LA0	H24	LA0		<2>
LA1	H23	LA1		<2>
LA2	J24	LA2		<2>
LA3	J25	LA3		<2>
LFRAME#	H25	LFRAME		<2>
LDREQ#	H22	LDREQ		<2>
1#/GNTS#/GPIO68	A88	R76	8.2K/4/	
2#/REQS#/GPIO8	A17	R2710	8.2K/4/	
SFRIRQ	D57	SFRIRQ		<2>

	PCLK2	PCLK3
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT

BIOS after boot setting  
EC AOD-ACC

	LPC_CLK0	LPC_CLK1
<b>PULL HIGH</b>	IMC ENABLED	CLKGEN ENABLED
<b>PULL LOW</b>	AOD Extreme IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT

[illegible]






**NOT ADD ICT FOR RTCVDD PIN**

**GIGABYTE™**

Title	<b>ATI SB710 PCIE/PC/CPU/LPC</b>
-------	----------------------------------

Size	Document Number	Rev
Custom	<b>GA-78LMT-S2PT</b>	<b>3.1</b>
Date:	Wednesday, December 28, 2011	Sheet 13 of 28






USB11	FRONT PANEL
USB10	FRONT PANEL
USB9	FRONT PANEL
USB8	FRONT PANEL
USB7	FRONT PANEL
USB6	FRONT PANEL
USB5	FRONT PANEL
USB4	FRONT PANEL
USB3	REAR PANEL
USB2	REAR PANEL
USB1	REAR PANEL
USB0	REAR PANEL

either HWM inputs or PWR\_GD signals can be used for power-up sequencer



**ROM TYPE:**  
H, H = Reserved  
H, L = SPI ROM **DEFAULT**  
L, H = LPC ROM  
L, L = FWH ROM












PLACE SATA AC COUPLING  
CAPS CLOSE TO SB600



PLACE SATA CAL  
RES VERY CLOSE  
TO BALL OF U600

#### NOTE:

R650 IS 1K 1% FOR 25MHz  
XTAL, 4.99K 1% FOR 100MHz  
INTERNAL CLOCK






#### SB700 Part 2 of 5

SERIAL ATA

SATA PWR


HW MONITOR




**GIGABYTE**

Title			
ATI SB710 SATA/IDE/HWM/SPI			
Size	Document Number	Rev	
Custom	GA-78LMT-S2PT	3.1	
Date:	Wednesday, December 28, 2011	Sheet	15 of 28












**PCI SLOT**




<b>GIGABYTE™</b>			
<b>Title</b>			
<b>PCI SLOT 1,2</b>			
<b>Size</b>	<b>Document Number</b>	<b>Rev</b>	
Custom	<b>GA-78LMT-S2PT</b>	<b>3.1</b>	
<b>Date:</b>	<b>Wednesday, December 28, 2011</b>	<b>Sheet</b>	<b>18 of 28</b>






























# Hardware Monitor circuits









## SYSTEM FAN







## CPU\_FAN







# ATX POWER CONNECTOR



GIGABYTE™			
Title ATX, FRONT PANEL			
Size Custom	Document Number GA-78LMT-S2PT		Rev 3.1
Date Wednesday, December 28, 2011	Sheet 24	of 28	





<26>PUVDD\_EN CPUVDD\_EN DR1 0/4/SHT/X 6323\_EN

PWROK (SVI)  
Low: "metal VID"  
High: running protocol





EN rising edge:  
Hi: PVI mode  
Low: SVI mode

Pin 34 Input, Pin 37 Output



BOTTOM PAD CONNECT  
TO GND THROUGH 8 VIA

PWM4 DR27 0/4/SHT/X VCC  
ISEN4-DR73 0/4/SHT/X VCC  
Disable PWM4 Use 3 Phase only



**GIGABYTE**

Title: **VCORE (PWM ISL6324A+6612A)**

Size: Custom


Document Number: **GA-78LMT-S2PT**

Rev: **3.1**


Date: Wednesday, December 28, 2011

Sheet: 25 of 28













NB_VCC_OV1	NB_VCC_OV2	NB_VCC
L	X	1.20V
X	L	1.30V
L	L	1.40V



VCC_SB_OV1	VCC_SB_OV2	VCC_SB
L	X	1.30V
X	L	1.40V
L	L	1.50V

